Abstract -A negative impedance is used to enable distortion cancellation between the transconductor and the cascode transistor for LNAs with a cascode topology. As a proof of concept, a resistive feedback LNA using this IM3 cancellation technique in a standard 0.16µm CMOS process shows that for 0.1GHz to 1GHz, improvements of 6.3dB to 10dB for IIP3 and 0.2dB to 1dB for gain are achieved without noise degradation. The power consumption for the LNA is increased by 2%, and the die area by about 700µm 2 .
I. INTRODUCTION
Much effort has been put in improving the linearity of LNAs. As a commonly used technique, an auxiliary path replicating the distortion of the main path is combined with the main LNA in a subtracting node. The auxiliary path can be transistors biased in weak inversion [1] [2] , transistors biased in saturation region as a nonlinear resistor [3] or current sources that injects IM2 to suppress IM3 [4] . The limitations of most reported linearization techniques mainly are due to: 1) only focusing on transconductance nonlinearity, neglecting nonlinearity related to output conductance [5] . 2) neglecting the distortion generated by the cascode transistor. Neglecting output conductance related distortion and neglecting the distortion contribution of cascode transistors is valid for older technologies with longchannel devices and high supply voltage. However, in deep submicron CMOS technologies, typically the output resistance of the transconductor stage is relatively low: the IM3 distortion contribution from the cascode transistor then may become dominant. On top of that, the low supply voltage together with high gain operation tends to push the cascode transistor out of the deep saturation region. This results in a very significant increase of the third-order output conductance nonlinearity term and the crossmodulation nonlinearities, which causes the increase of distortion generated by the cascode transistor [7] .
In this paper we present a wideband IM3 cancellation technique that takes into account the distortion of the cascode transistor and all the third-order nonlinearity contributions related to the transconductance and the output conductance. A negative impedance is used to enable cancellation between the distortion current of the transconductor and the cascode transistor. Without loss of generality, we apply this IM3 cancellation technique to a resistive feedback wideband LNA. Section II presents an analysis to explain the proposed IM3 cancellation and presents a short discussion on the effect on gain and noise. Section III shows both simulation and measurement results to verify the theory.
II. THEORY OF IM3 CANCELLATION USING NEGATIVE IMPEDANCE
In the resistive feedback LNA shown in Fig. 1 , M 1a /M 1b is the transconductor stage while the cascode transistor M 2a /M 2b increases the output impedance and improves the isolation between input and output. The shunt feedback resistor R f is used to match to the source resistance R s .
To improve the linearity we apply a negative impedance ( ) between the drain of M 1a /M 1b as shown in Fig. 2 . The IM3 distortion current of transistor M x is due to the voltage swings at the transistor terminals, where we neglect the effect of a source-bulk signal for simplicity reasons only. This results in a 3 rd order current , for 
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978-1-4673-0416-0/12/$31.00 ©2012 IEEE which a short hand notation will be used in the remainder of this paper. The exact function that describes the transistor nonlinearity is not relevant in this paper. Given the differential circuit topology we assume and . To determine the LNA's IM3, a symbolic harmonic balance like analysis with truncated terms was carried out, yielding the closed form solution for the IM3 shown in (1). In (1) the 3 rd order distortion currents and are according to the previously introduced , which in this circuit expands to (2-3). It now follows from (2-3) that for (6)), it also reduces the NF contribution from M 1a /M 1b , M 2a /M 2b , R f and R L. As a result, the effect on NF by a Y neg circuit can be small. 
III. LNA DESIGN AND EXPERIMENTAL RESULTS
To prove this IM3 cancellation concept, the LNA in Fig.  4 is implemented in a standard 0.16µm CMOS process. The negative impedance is implemented by the crosscoupled pair M 4a /M 4b with source degeneration provided by capacitor C s (1.6pF) and current source M 5a /M 5b [8] . The capacitor C f (1.57pF) and R f (370Ω) provide the shunt feedback. The Y neg circuit provides an almost-constant negative resistance and a frequency dependent negative capacitance (decreasing with frequency).
We designed the Y neg circuit for full IM3 cancellation at 1GHz. A buffer and a resistive attenuator are put in parallel on-chip after the LNA for noise/gain and IIP3 measurement. The IIP3 is extrapolated from -30dBm to -20dBm. The chip microphotograph is shown in Fig. 4b . The LNA occupies 0.00295 mm 2 active area, of which 25% is taken by the Y neg circuit. Packaged chips were measured on PCB boards. Two off-chip baluns were used at the input and output of the chip for single-ended-todifferential conversion. By switching on/off of the Y neg circuit, we measure the effect of Y neg on LNA performance.
The measured and simulated S 11 , NF and voltage gain is shown in Fig. 5 . For 0.1GHz to 1GHz, the Y neg circuit introduces no degradation on NF while it improves S 11 by 1-3dB and improves gain by 0.2-1dB. Below 0.3GHz S 11 becomes >-10dB because the impedance of C f starts to block the shunt feedback. This can be improved by using a larger C f . Note that this LNA is not optimized for very low NF as we only focus on demonstrating the IM3 cancellation technique.
To verify the robustness against process spread, the bias current of Y neg (I Yneg ) is swept within R 100% variation of the optimal value. Fig. 6a shows the IIP3 improvement with respect to the circuit without Y neg as a function of I Yneg normalized to the optimum I Yneg,opt ; this parameter is denoted as NI yneg . In the optimum setting hence NI yneg =100%. Fig. 6a shows that for wide bias variation (NI yneg =-30% to NI yneg =+100%), +6dB IIP3 improvement is achieved at 1GHz. The power overhead of this technique is depicted in Fig. 6b . Fig. 7a shows the frequency dependence of the IM3 cancellation technique, for NI yneg =100%, on both IIP3 and on P 1dB . The measurements and simulation results in Fig. 7 show a weak frequency dependence in the IIP3 improvement and hence quite good robustness. Fig. 8 shows the measured HD1 and IM3 output at the optimal bias value of Y neg (NI Yneg =100%). The IM3 curve starts to show 5 th order behavior for Pin>-18dBm due to the transistors' higher-order nonlinearities that kick in at high input magnitudes. Fig. 9 presents IIP3 simulations results and IIP3 measurements as a function of the two-tone spacing, showing that the IM3 cancellation technique is not sensitive to two-tone spacing.
To estimate the overall effect of process spread and mismatch on this IM3 cancellation, a 200-time MonteCarlo simulation is performed for an RF signal at 1GHz. Fig. 10a shows that the mean IIP3 is 9.2dBm at the optimal bias value of Y neg (NI Yneg =100%) (the nominal value is 9.6dBm), which is 9dB higher than the LNA without Y neg . This shows good robustness of this IM3 cancellation technique. The measurement results of ten LNA samples shows +6.2dB IIP3 improvement at 1GHz as shown in Fig.10b . The simulation results in Fig. 11 show that the LNA with the Y neg circuit provides a constant IIP3 from -40 o C to 40 o C and starts to decreases as the temperature higher than 40 o C.
IV. CONCLUSION
This paper presents a wideband IM3 cancellation technique using a negative impedance, applied to a wide band cascode LNA. Using a suitable negative impedance, the distortion current generated by the cascode transistor cancels the distortion from the transconductor. The negative impedance also increases gain while its effect on NF can be minimal. For a resistive feedback LNA fabricated in a standard 0.16µm CMOS process, for 0.1GHz to 1GHz this IM3 cancellation technique improves IIP3 by 6.3dB to 10dB, gain by 0.2 to 1dB and P 1dB by +3dB while NF is not degraded, at a low area and power penalty. Robustness of this cancellation technique is demonstrated both in simulation and in measurements. 
